


### VCSEL driver 56 Gbit/s NRZ



Sample image only. Actual product may vary

Product Code: A56-105

Preliminary

#### Product Description

The A56-105 is a high speed VCSEL driver IC designed for directly modulated VCSELs in fiber optic transmission systems.

The VCSEL driver IC is designed to directly modulate common-cathode VCSEL. The IC has differential input ( $V_{in+}$ ,  $V_{in-}$ ) and single-ended output to the VCSEL anode. A ground for the VCSEL common cathode is also provided by the IC. It is operated with a single 3.3 V supply typically dissipating less than 105 mW of DC power when no load (VCSEL) is connected at the output.

The driver is also equipped with various analog control pins ( $V_{xing}$ ,  $V_{mod}$ ,  $V_{bias}$ ). The zero-crossing can be adjusted with the  $V_{xing}$  pin. The VCSEL modulation current is controlled by varying the bias current swing with the  $V_{mod}$ , and the VCSEL bias current is controlled by  $V_{bias}$  pin.

#### Features

- up to 56 Gbit/s Laser Diode Driver for VCSELs
- differential input 100  $\Omega$
- low power consumption
- small footprint

#### Applications

- CEI-56G
- Fiber optics systems tests
- Research and development

Parameter	Typical (PD chips)	Notes
Data rate	Up to 56 Gbit/s	
Supply Voltage ( $V_{DD}$ )	3.3 V	
Power dissipation	105 mW	
Differential Input Resistance	100 $\Omega$	
Ambient Operating Temperature	-5 to +85°C	

All product specifications and descriptions are subject to change without notice.

### Simplified Block Diagram




Figure 1. Simplified block diagram of the IC

The VCSEL driver IC is designed to directly modulate common-cathode VCSEL. The IC has differential input (INP, INN) and single-ended output (OUTA) to the VCSEL anode. A ground for the VCSEL common cathode (GNDC) is also provided by the IC. It is operated with a single 3.3 V supply (VCC and GND) and equipped with various analog control pins (MOD, BIAS, XING, BW).

# Datasheet

## A56-105 VCSEL Driver



Vertically Integrated Systems

### Pad Layout




Figure 2. Pad layout of the IC

### Pad description

Name	Pin	Symbol	Description	Function
In+	2	Vin +	HF input (positive)	HF Input
In -	4	Vin -	HF input (negative)	HF Input
Vcc	8, 14	VCC	3.3 V supply voltage.	Supply
Vbias	7	BIAS	Control voltage of VCSEL bias current.	Input
Vmod	15	MOD	Modulation current ( $I_{MOD}$ ) control	Input
Vbw	16	BW	Analog control voltage of capacitive bandwidth extension.	Input
Vxing	6	XING	Zero crossing control voltage	Input
GND	1, 3, 5, 9, 13	GND	Ground (0 V)	Ground
VCSEL cathode	10, 12	GNDC	Ground to VCSEL cathode.	Output
VCSEL anode	11	OUTA	Output to VCSEL anode.	Output

All product specifications and descriptions are subject to change without notice.

### Control Voltages Description

#### $V_{cc}$

Power supply of the IC.

#### $V_{bias}$

Control voltage  $V_{bias}$  defines the bias current provided to the VCSEL. The values expected at different  $V_{mod}$  voltages are displayed on Fig. 3

#### $V_{mod}$

Control voltage  $V_{mod}$  defines the modulation current ( $I_{mod}$ ) provided to the VCSEL. The values expected at different  $V_{bias}$  voltages are displayed on Fig. 4

#### $V_{bw}$

Control voltage  $V_{bw}$  defines the use of capacitive bandwidth extension. Differential S21 parameter with and without  $V_{bw}$  control is displayed on Fig. 5. If this pin is left floating, the voltage is set to the typical value (0 V).

#### $V_{xing}$

Control voltage  $V_{xing}$  defines the position of the signal crossing point. If this pin is left floating, the voltage is set to the typical value (2.0 V).




Figure 3. VCSEL bias current controlled by  $V_{bias}$




Figure 4. VCSEL modulation current controlled by  $V_{mod}$




Figure 5. Measured Bandwidth controlled by  $V_{bw}$

All product specifications and descriptions are subject to change without notice.

## A56-105 VCSEL Driver

### Turn on conditions

Before Vcc is applied, provide a proper Vbias first in order to ensure that too much bias current higher than the absolute maximum current of a VCSEL is not supplied. If Vcc is applied with the floating Vbias, the maximum bias current is supplied to the VCSEL, and then provide Vcc. Other control voltages can be applied simultaneously with or later than Vcc.

### Operating conditions

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Power Supply Voltage	V <sub>cc</sub>			3.3	3.4	V
Bias current control	V <sub>bias</sub>			1.4	3.3	V
Modulation current control	V <sub>mod</sub>			2.4	3.3	V
Crossing control	V <sub>xing</sub>			2.0	3.3	V
Capacitive bandwidth extension	V <sub>BW</sub>			0	3.3	V
Bondwire inductance for signal pins				250	400	pH
Bondwire inductance for HF pins				62.5	100	pH
Bondwire length for signal pins				0.25	0.4	mm
Bondwire length for HF pins		multiple		4 x 0.25	4 x 0.4	mm



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features ESD protection, devices subjected to ESD stress may lose in performance and functionality.

### Test circuit




Figure 6. Test circuit

The functionality of the IC can be monitored and operated based on test circuit (Fig 6)

300 pF external capacitor recommended to clean the Vcc DC signal.

All product specifications and descriptions are subject to change without notice.

### Absolute Maximum Ratings

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Power Supply Voltage	$V_{CC}$	w/ respect to GND	0		3.4	V
Vxing, Vmod, Vbias	$V_{bias}$ $V_{xing}$ $V_{mod}$	w/ respect to GND	0		3.3	V
Differential Input	$V_{in+}$ $V_{in-}$	$V_{in+}$ to $V_{in-}$	0.4	0.6	1.0	V
Operating Temperature	$T_{OP}$		-5		+85	°C
Vcontrol currents					2	mA

### Characteristics & output parameters

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Maximum data rate				56		Gbit/s
Bias current provided to VCSEL (sim)	$I_{BIAS}$		0	6	15	mA
Output modulation current provided to VCSEL (sim)	$I_{MOD}$		0	6	8	mA
S21 small-signal bandwidth		50Ω load		62		GHz
S11  input return loss		<40 GHz	15		8	dB
Rise / Fall Time	$t_R$ / $t_F$	(20-80%)		6/9		ps
Max. deterministic jitter	$J_D$			0.7		ps
Crosspoint Adjust (CPA) Range			40	50	65	%
Supply current consumption	$I_{CC}$			32		mA
Power consumption				105		mW

*Simulated values are marked with (sim)*

### Performance

Electrical measurements were performed on a 50  $\Omega$  load. Improvement of the electrical characteristics is expected in assembly with a VCSEL chip. The performance of the assembly strongly depends on the model of the optoelectronic device and assembly scheme.

### Eye diagram at 56 Gbit/s (electrical)




Figure 7. Electrical eye-diagram at 56 Gbit/s bit rate.  
Driving conditions:  $V_{bias} = 1.4$  V,  $V_{mod} = 2.9$  V,  $V_{bw} = 0$  V

### S-Parameters




Figure 8.  $S_{21}$  and  $S_{11}$  parameters measured on the IC

All product specifications and descriptions are subject to change without notice.

# Datasheet

## A56-105 VCSEL Driver



Vertically Integrated Systems

### Mechanical dimensions

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Die width	W			0.64		mm
Die length	L			1.04		mm
Die thickness	H			200		µm
DC square pad dimensions				80		µm
RF octagonal pad dimensions				70		µm
Pad pitch				100		µm

### Limited Qualification Notification

The A56-105C has been tested to meet specifications outlined in this data sheet at room temperature. However, it has not undergone full qualification testing or characterization and therefore may not meet the performance specifications over all extremes.



#### VI Systems GmbH

Hardenbergstrasse 7

10623 Berlin

Tel.: +49 30 3083143 30

Fax: +49 30 3083143 59

sales@v-i-systems.com

www.v-i-systems.com



www.facebook.com/VISystems

Please contact our sales department for additional information and to receive a quotation: sales@v-i-systems.com

All product specifications and descriptions are subject to change without notice.

[www.v-i-systems.com](http://www.v-i-systems.com)

VI Systems GmbH Hardenbergstrasse 7 D-10623 Berlin